

Notice of References Cited

Application/Control No.

10/580,505

Applicant(s)/Patent Under
Reexamination
POULSEN, JENS KRISTIAN

Examiner

RYAN C. ROBINSON

Art Unit

4142

Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-2003/0235315	12-2003	Reesor, Gord	381/115
*	B	US-6,326,912	12-2001	Fujimori, Ichiro	341/143
*	C	US-2003/0223592	12-2003	Deruginsky et al.	381/92
*	D	US-6,028,946	02-2000	Jahne, Helmut	381/122
*	E	US-6,958,717	10-2005	Minogue, Paschal T.	341/102
*	F	US-5,886,656	03-1999	Feste et al.	341/143
*	G	US-6,449,370	09-2002	Yasuno et al.	381/71.6
*	H	US-7,274,716	09-2007	Hochschild, James R.	370/538
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	GB 2319922 A	06-1998	UK	Eastty	H04R 3/00
	O	EP 1052880 A2	11-0200	EP	Loeppert	H04R 19/00
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)			
	U	Tzartzanis, Nesoras; "Clock-Powered CMOS: A Hybrid Adiabatic Logic Style for Energy-Efficient Computing"; 2/9/2000; Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2 IEEE International; pp 296-297			
	V				
	W				
	X				

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
 Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.